S. Huang, S. Diao and F. Lin, “A power Efficient 14.8GHz CMOS programmable frequency divider with quadrature outputs in 40nm CMOS process,” in Analog Integrated Circuits and Signal Processing, Vol. 93, no. 2, pp. 189-196, Nov. 2017.
上一篇:下一篇:
发布时间:2025-09-05浏览次数:10文章来源:华东师范大学通信与电子工程学院
S. Huang, S. Diao and F. Lin, “A power Efficient 14.8GHz CMOS programmable frequency divider with quadrature outputs in 40nm CMOS process,” in Analog Integrated Circuits and Signal Processing, Vol. 93, no. 2, pp. 189-196, Nov. 2017.
地址:地址:闵行区东川路500号,中国,上海
Copyright © 2019 华东师范大学-通信与电子工程学院 All rights reserved.